A 16-bit Digital Signal Processor Core, designed for speech applications in telecommunications and consumer electronics is described. It enables lowcost, low-power DSP processing with several levels of modularity, permitting efficient DSP-based ASIC development. The DSP core can perform speech compression for applications such as digital answering machines and cellular phones.
INTRODUCTION
In recent years we have seen a proliferation of compact, powerful consumer electronic devices, including CD players and cellular telephone products. These devices push the boundaries of both performance and miniaturization, and, combined with the cost constraints of the consumer markets, require cost-efficient, performance-optimized DSP hardware and sophisticated, applicationtuned DSP algorithms.
A major segment of the DSP IC market, that is addressing these needs, is that of function-and algorithm-specific ICs or FASICs. They may be custom, standard-cell or g a t e -m y implementations optimized to perform a specific function. The existing FASIC design methodology has many limitations. The ever shortening design cycles are more and more demanding from the designers to move functionality from hard-wired algorithms to software algorithms. For every application the designer had to design a special FASIC instead of using a DSP core that can support broad range of applications and allows the designer to re-use existing and field proven algorithms. Silicon compilers are not efficient enough to provide cost effective FASICs. Many of the emerging applications have different operating modes, each using different algorithm, making the traditional FASIC approach not cost effective. The disadvantage of the general purpose DSP solutions is that they are not cost effective since they are not optimized per application. The approach that is presented, using a DSP core, has all the advantages of both approaches. The DSP core can be seen as general purpose DSP from the aspects of processing power, instruction set and architecture, flexibility and development tools. On other hand corebased design provides the designer with all the benefits of the FASIC approach -low cost optimized solution per application
The 16-bit Digital Signal Processor core is designed for communications and consumer electronics products. It enables low-cost, low-power DSP processing with several levels of modularity in the RAM, ROM and I/O, permitting efficient DSP-based ASIC development. It's design was application-c driven, based on extensive analysis of the target applications and the instructions and architectural features essential to those applications. The main target applications were speech/audio processing and personal communications. The instruction set was enhanced with instructions to support microcontroller applications.
XAB 4 t
The DSP core's modular design approach allows the same DSP core to be used for various applications simply by adding onchip memory, peripherals and custom logic. To quickly move from concept to silicon requires the right development tools, especially software development tools, which support this architectural approach.
Y-RAM
X-RAM In the operation of the pipeline, concurrent fetch, operand fetch and execution occur. This allows instruction execution to overlap. Thus, the effective execution time for most instructions is one cycle. Each pipeline stage is completed before its result is needed by the next instruction.
ARCHITECTURE
The pipeline is an "interlocking" pipeline, transparent to the user, which simplifies programming.
Two independent 64 Kword memory spaces are available: the data space @RAM and YRAM) and the program space (PROM). The data space is divided into an X data space for the XRAM, and a Y data space for the YRAM. The internal XRAM and YRAM sizes can be expanded in 2x64 word blocks up to 2xlK words. The XRAM and YRAM can also be expanded by data ROM. The X data memory can be expanded offcore (with 0 wait states). The DSP core peripherals are memory mapped I/O into the data space and are depending on the ASDSP (Application Specific DSP) configuration. The internal PROM is at least 4K words and can be extended in 1K word blocks up to 32K words. The program space may be expanded off-chip up to 64K words.
The DSP core supports eight optional userdefinable registers, which can be located off-core. These registers appear in the data register fields of all relevant instructions.
With these registers, external computation units can be loaded with data and read at the end of the computation directly into internal registers in a single cycle. Operations such as parity calculation, location of first-1-bit in a word and min/max/mid value can be easily performed in parallel in a few cycles with the DSP core.
The DSP core was designed with special consideration for reducing the power dissipation without affecting the performance. The DSP core supports two operating modes which reduce further the power dissipation -SLOW and STOP modes. The DSP core has wide voltage operating range from 3V up to 5.5V. Since the core VLSI design is fully static, the clock can be stopped by setting the STP bit.
The interrupt signal will reactivate the core.
The RAM content and all registers which are not defined as being affected by the reset will remain unaffected. The core clock can be slowed down by writing a 4-bit value to a special memory-mapped register located external to the core, thus reducing the power dissipation. This feature is very useful for applications which have different processing loads in various operation states or modes.
The 16-bit instruction encoding has been optimized to support the highest parallelism allowed by the architecture. Several of the most common DSP benchmarks are shown in Table 1 The next logical step in the evolution of the D S P -b a s e d p h o n e c e n t e r (TAD/featurephone/cordless phone) is the integration of additional office equipment functions such as facsimile, into a single office communication unit. All necessary DSP algorithms would be combined on a single multi-functional ASIC DSP chip, reducing the component count, power consumption, cost and overall size of the end-product, while increasing reliability.
Cellular Communications
The new digital cellular standards call for state-of-the-art speech coding, channel coding and modem techniques needed to implement speech coders such as VSELP or half-rate GSM, channel coders and modems such as DQPSK. The speech and channel coders can be realized most efficiently with DSP techniques.
Similarly, the modulation/demodulation schemes set forth in the various standards, are best implemented with DSP-based solutions.
Integrating all these functions in a single application specific DSP, tightly tailored to meet the customer requirements will provide the best solution at lowest possible cost. Additionally, the reduced battery power requirements will extend battery life, or, alternatively, permit the batteries to be smaller. Other capabilities, soon to appear on the market, including acoustical echo cancellation, voice-activated dialing and noise reduction are all DSP-based and can be easily integrated either by adding more software (more program memory) or adding more onchip peripherals to support these functions. Following is block diagram of application specific cellular speech/data processor. 
SUMMARY
This paper presented a novel approach to a design of speech applications. The application specific DSP core approach N l s the growing need for highly optimized, modular architecture, combined with a complete set of development tools, that permits designers not only to achieve their performance, cost, size and power goals, but to meet the ever shrinking windows of opportunity in today's consumer electronics markets. Currently he is working with DSP Architecture Group and pursuing his M.Sc. thesis at the Technion, Israel.
